Welcome to OStack Knowledge Sharing Community for programmer and developer-Open, Learning and Share
Welcome To Ask or Share your Answers For Others

Categories

Recent questions tagged cpu

0 votes
675 views
1 answer
    I was doing a question on Computer Architecture and in it it was mentioned that the cache is a split cache, ... what does this exactly means? See Question&Answers more detail:os...
asked Oct 17, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
518 views
1 answer
    From what I have read, the IA-32 architecture has ten 32-bit and six 16-bit registers. The 32-bit registers are ... I should also be aware of? See Question&Answers more detail:os...
asked Oct 17, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
569 views
1 answer
    I'm confused on how many flops per cycle per core can be done with Sandy-Bridge and Haswell. As I understand ... would be interesting to redo these test on SP. Question&Answers:os...
asked Oct 17, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
513 views
1 answer
    Assume a 5-stage pipeline architecture (IF = Instruction Fetch, ID = Instruction Decode, EX = Execute, MEM = ... and exceptions be handled in a different way?? Question&Answers:os...
asked Oct 17, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
477 views
1 answer
    As I understand, when a CPU speculatively executes a piece of code, it "backs up" the register state ... limitations of a speculatively executed piece of code? Question&Answers:os...
asked Oct 17, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
523 views
1 answer
    I understand the basic working of load-store queue, which is when loads compute their address, they check the store queue ... how-does-load-store-queue-work-in-the-presence-of-mshr...
asked Oct 7, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
808 views
1 answer
    What is the relationship between CPI (Cycle per Instruction) and CPU clock Rate. would increasing the CPU ... com/questions/65906059/clock-per-instruction-cpi-vs-clock-rate...
asked Oct 7, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
572 views
1 answer
    I was reading on RiscV Pipeline and can't understand why we need two +4 units? In Multi Cycle RiscV we used ... ://stackoverflow.com/questions/65908718/riscv-pipeline-why-2-4-units...
asked Oct 7, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
560 views
1 answer
    can someone help me understand why between line 1 and 3 we don't need forwarding (there is no green ... stackoverflow.com/questions/65910841/riscv-forwarding-why-dont-we-need-it...
asked Oct 7, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
542 views
1 answer
    The user's program in main memory consists of machine instructions and data. In contrast, the control memory ... .com/questions/65916789/what-exactly-is-a-machine-instruction...
asked Oct 7, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
624 views
1 answer
    I have been reading a book about the Computer's Processor. And i came across some of the terms like clock Ticks, ... .com/questions/43651954/what-is-a-clock-cycle-and-clock-speed...
asked Oct 7, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
512 views
1 answer
    I have been reading a book about the Computer's Processor. And i came across some of the terms like clock Ticks, ... .com/questions/43651954/what-is-a-clock-cycle-and-clock-speed...
asked Oct 7, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
680 views
1 answer
    I recently installed Visual Studio 2013 Professional Update 2 on a Windows 7 virtual machine. I had been running ... /questions/24579499/visual-studio-2013-update-2-maxes-out-core...
asked Oct 6, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
803 views
1 answer
    I recently installed Visual Studio 2013 Professional Update 2 on a Windows 7 virtual machine. I had been running ... /questions/24579499/visual-studio-2013-update-2-maxes-out-core...
asked Oct 6, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
604 views
1 answer
    A 5 stage pipelined CPU has the following sequence of stages: IF - Instruction fetch from instruction memory. RD - ... cycles-do-the-stages-of-a-simple-5-stage-processor-take...
asked Oct 6, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
535 views
1 answer
    A 5 stage pipelined CPU has the following sequence of stages: IF - Instruction fetch from instruction memory. RD - ... cycles-do-the-stages-of-a-simple-5-stage-processor-take...
asked Oct 6, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
590 views
1 answer
    Assume that a computer architect has already designed 6 two address and 30 zero address instructions using the instruction length ... that can be added to the instruction set is:...
asked Feb 19, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
733 views
1 answer
    I created a machine in cpu sim 4.0.11 then when I saved it and then open again it is displaying Error unable to ... it it's showing the error I have reinstall both cpusim and jdk...
asked Feb 19, 2021 in Technique[技术] by 深蓝 (71.8m points)
To see more, click for the full list of questions or popular tags.
Ask a question:
Welcome to OStack Knowledge Sharing Community for programmer and developer-Open, Learning and Share
Click Here to Ask a Question

...