Welcome to OStack Knowledge Sharing Community for programmer and developer-Open, Learning and Share
Welcome To Ask or Share your Answers For Others

Categories

Recent questions tagged fpga

0 votes
695 views
1 answer
    I'm working in a VHDL project and I'm facing a problem to calculate the length of vector. I know there is length ... where n = number of bits ). See Question&Answers more detail:os...
asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
180 views
1 answer
    I have some calculations going on currently at rising edge of a 75MHz pixel clock to output 720p video on screen. ... m using VHDL by the way. See Question&Answers more detail:os...
asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
650 views
1 answer
    I am having trouble initializing the contents of an inferred ram in Verilog. The code for the ram is as below ... program a Kintex xc7k70 FPGA. See Question&Answers more detail:os...
asked Oct 17, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
284 views
1 answer
    Is it possible and/or useful to ever use a continuous assignment in a Verilog procedure? For example, would there ... assign data_in = Data; end See Question&Answers more detail:os...
asked Oct 17, 2021 in Technique[技术] by 深蓝 (71.8m points)
To see more, click for the full list of questions or popular tags.
Ask a question:
Welcome to OStack Knowledge Sharing Community for programmer and developer-Open, Learning and Share
Click Here to Ask a Question

2.1m questions

2.1m answers

60 comments

57.0k users

...