Welcome to OStack Knowledge Sharing Community for programmer and developer-Open, Learning and Share
Welcome To Ask or Share your Answers For Others

Categories

Recent questions tagged verilog

0 votes
548 views
1 answer
    This is a homework problem which I tried to solve by myself but I couldn't. The homework is to implement a ... I can implement it by myself. See Question&Answers more detail:os...
asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
355 views
1 answer
    This is a follow-on question from How can I iteratively create buses of parameterized size to connect modules also ... readable and debug-able? See Question&Answers more detail:os...
asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
628 views
1 answer
    I am trying to create a module which switches x input data packets to a single output packet according to a one ... I define all cases? Thanks. See Question&Answers more detail:os...
asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
493 views
1 answer
    Recently, I had seen some D flip-flop RTL code in verilog like this: module d_ff( input d, input clk, input ... statement q <= q; necessary? See Question&Answers more detail:os...
asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
685 views
1 answer
    Can we have an array of instances for a custom module? For example: we can have input [15:0] a; - ... create 16 instances of the DFF module. See Question&Answers more detail:os...
asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
521 views
1 answer
    I've got a register declared as so: logic signed [15:0][2:0][15:0] registers; When I place a 2's ... what I might be missing here? Thanks! See Question&Answers more detail:os...
asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
757 views
1 answer
    I am implementing a configurable DPRAM where RAM DEPTH is the parameter. How to determine ADDRESS WIDTH from RAM ... 2) function in Verilog? See Question&Answers more detail:os...
asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
943 views
1 answer
    I'm getting the error [Synth 8-2576] procedural assignment to a non-register result is not permitted ["lpm_mult. ... * datab; end end endmodule See Question&Answers more detail:os...
asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
526 views
1 answer
    Is it possible to write a function that can detect the input data width automatically? For example, consider the ... code to be synthesizable. See Question&Answers more detail:os...
asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
467 views
1 answer
    How do you implement a hardware random number generator in an HDL (verilog)? What options need to be ... answers and updates are encouraged. See Question&Answers more detail:os...
asked Oct 17, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
482 views
1 answer
    I'd like to multiply to integer with modified fraction as following (Multiplication by power series summation with negative ... 3<<1024)>>10); See Question&Answers more detail:os...
asked Oct 17, 2021 in Technique[技术] by 深蓝 (71.8m points)
0 votes
661 views
1 answer
    I am trying to measure how much have accuracy when I convert to binary fixed point representation way. first ... different on original value. See Question&Answers more detail:os...
asked Oct 17, 2021 in Technique[技术] by 深蓝 (71.8m points)
Ask a question:
Welcome to OStack Knowledge Sharing Community for programmer and developer-Open, Learning and Share
Click Here to Ask a Question

2.1m questions

2.1m answers

60 comments

57.0k users

...